

(12) United States Patent

Soni et al.

(10) **Patent No.:**

US 9,324,268 B2

(45) **Date of Patent:**

Apr. 26, 2016

(54) AMOLED DISPLAYS WITH MULTIPLE READOUT CIRCUITS

(71) Applicant: Ignis Innovation Inc., Waterloo (CA)

Inventors: Jaimal Soni, Waterloo (CA); Ricky Yik

Hei Ngan, Richmond Hills (CA); Gholamreza Chaji, Waterloo (CA); Nino Zahirovic, Waterloo (CA); Joseph Marcel Dionne, Waterloo (CA)

Assignee: **Ignis Innovation Inc.**, Waterloo (CA)

Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 37 days.

(21) Appl. No.: 14/204,209

(22)Filed: Mar. 11, 2014

(65)**Prior Publication Data**

> US 2014/0267215 A1 Sep. 18, 2014

Related U.S. Application Data

- (60) Provisional application No. 61/787,397, filed on Mar. 15, 2013.
- (51) **Int. Cl.** G06F 3/038 (2013.01)G09G 3/32 (2006.01)
- (52)U.S. Cl.

CPC **G09G** 3/3233 (2013.01); G09G 2320/0233 (2013.01); G09G 2320/0295 (2013.01); G09G 2320/043 (2013.01); G09G 2320/045 (2013.01)

(58) Field of Classification Search

See application file for complete search history.

(56)References Cited

U.S. PATENT DOCUMENTS

3,506,851	A	4/1970	Polkinghorn et al.
3,774,055	A	11/1973	Bapat et al.
4,090,096	A	5/1978	Nagami
4,160,934	A	7/1979	Kirsch
4,354,162	A	10/1982	Wright
4,943,956	A	7/1990	Noro
4,996,523	A	2/1991	Bell et al.
5,153,420	A	10/1992	Hack et al.
		(Cont	tinued)

FOREIGN PATENT DOCUMENTS

CA	1 294 034	1/1992				
CA	2 109 951	11/1992				
	(Continued)					
	OTHER PUBLICATION:					

Ahnood et al.: "Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements"; dated Aug. 2009.


(Continued)

Primary Examiner — Thuy Pardo (74) Attorney, Agent, or Firm — Nixon Peabody LLP

(57)ABSTRACT

The OLED voltage of a selected pixel is extracted from the pixel produced when the pixel is programmed so that the pixel current is a function of the OLED voltage. One method for extracting the OLED voltage is to first program the pixel in a way that the current is not a function of OLED voltage, and then in a way that the current is a function of OLED voltage. During the latter stage, the programming voltage is changed so that the pixel current is the same as the pixel current when the pixel was programmed in a way that the current was not a function of OLED voltage. The difference in the two programming voltages is then used to extract the OLED voltage.

14 Claims, 6 Drawing Sheets



US 9,324,268 B2 Page 2

(56)		Referen	ces Cited	6,680,580 6,687,266		1/2004	Sung Ma et al.
	IJ	S PATENT	DOCUMENTS	6,690,000		2/2004	Muramatsu et al.
	O	.5. 17112111	DOCUMENTS	6,690,344	B1	2/2004	Takeuchi et al.
	5,198,803 A	3/1993	Shie et al.	6,693,388			Oomura
	5,204,661 A		Hack et al.	6,693,610 6,697,057		2/2004 2/2004	Shannon et al. Koyama et al.
	5,266,515 A		Robb et al.	6,720,942		4/2004	Lee et al.
	5,489,918 A 5,498,880 A		Lee et al.	6,724,151		4/2004	
	5,557,342 A		Eto et al.	6,734,636		5/2004	Sanford et al.
	5,572,444 A	11/1996	Lentz et al.	6,738,034		5/2004	Kaneko et al.
	5,589,847 A			6,738,035 6,753,655		5/2004	Fan Shih et al.
	5,619,033 A 5,648,276 A		Weisfield Hara et al.	6,753,834		6/2004	Mikami et al.
	5,670,973 A		Bassetti et al.	6,756,741	B2	6/2004	
	5,691,783 A		Numao et al.	6,756,952			Decaux et al.
	5,714,968 A			6,756,958 6,771,028		6/2004 8/2004	Furuhashi et al. Winters
	5,723,950 A 5,744,824 A		Wei et al. Kousai et al.	6,777,712		8/2004	Sanford et al.
	5,745,660 A		Kolpatzik et al.	6,777,888	B2	8/2004	
	5,748,160 A		Shieh et al.	6,781,567			Kimura
	5,815,303 A			6,806,497 6,806,638		10/2004	Jo Lin et al.
	5,870,071 A		Kawahata	6,806,857		10/2004	Sempel et al.
	5,874,803 A 5,880,582 A		Garbuzov et al. Sawada	6,809,706		10/2004	
	5,903,248 A			6,815,975		11/2004	Nara et al.
	5,917,280 A		Burrows et al.	6,828,950		12/2004	Koyama
	5,923,794 A		McGrath et al.	6,853,371 6,859,193		2/2005	Miyajima et al. Yumoto
	5,945,972 A 5,949,398 A		Okumura et al.	6,873,117		3/2005	Ishizuka
	5,952,789 A		Stewart et al.	6,876,346	B2	4/2005	Anzai et al.
	5,952,991 A		Akiyama	6,885,356			Hashimoto
	5,982,104 A		Sasaki et al.	6,900,485 6,903,734		5/2005 6/2005	
	5,990,629 A 6,023,259 A		Yamada et al. Howard et al.	6,909,243		6/2005	
	6,069,365 A		Chow et al.	6,909,419			Zavracky et al.
	6,091,203 A		Kawashima et al.	6,911,960			Yokoyama
	6,097,360 A		Holloman	6,911,964		6/2005 7/2005	Lee et al.
	6,144,222 A			6,914,448 6,919,871		7/2005	
	6,177,915 B 6,229,506 B		Beeteson et al. Dawson et al.	6,924,602			Komiya
	6,229,508 B			6,937,215		8/2005	
	6,246,180 B		Nishigaki	6,937,220			Kitaura et al.
	6,252,248 B		Sano et al.	6,940,214 6,943,500			Komiya et al. LeChevalier
	6,259,424 B 6,262,589 B		Kurogane Tamukai	6,947,022		9/2005	McCartney
	6,271,825 B		Greene et al.	6,954,194			Matsumoto et al.
	6,288,696 B		Holloman	6,956,547		10/2005 12/2005	Bae et al. Azami et al.
	6,304,039 B		Appelberg et al.	6,975,142 6,975,332		12/2005	Arnold et al.
	6,307,322 B 6,310,962 B		Dawson et al. Chung et al.	6,995,510		2/2006	Murakami et al.
	6,320,325 B		Cok et al.	6,995,519		2/2006	Arnold et al.
	6,323,631 B			7,023,408			Chen et al. Booth, Jr. et al.
	6,356,029 B			7,027,015 7,027,078		4/2006	
	6,373,454 B 6,392,617 B		Knapp et al. Gleason	7,034,793			Sekiya et al.
	6,414,661 B		Shen et al.	7,038,392			Libsch et al.
	6,417,825 B		Stewart et al.	7,057,359			Hung et al. Kimura
	6,433,488 B			7,061,451 7,064,733			Cok et al.
	6,437,106 B 6,445,369 B		Stoner et al. Yang et al.	7,071,932			Libsch et al.
	6,475,845 B			7,088,051		8/2006	
	6,501,098 B		Yamazaki	7,088,052			Kimura Kuo et al.
	6,501,466 B		Yamagishi et al.	7,102,378 7,106,285			Naugler
	6,518,962 B 6,522,315 B		Kimura et al. Ozawa et al.	7,112,820			Chang et al.
	6,525,683 B			7,116,058		10/2006	
	6,531,827 B	3/2003	Kawashima	7,119,493 7,122,835			Fryer et al. Ikeda et al.
	6,542,138 B		Shannon et al.	7,122,835			Iverson et al.
	6,555,420 B 6,580,408 B		Yamazaki Bae et al.	7,127,380			Knapp et al.
	6,580,657 B		Sanford et al.	7,164,417	B2	1/2007	Cok
	6,583,398 B	6/2003	Harkin	7,193,589			Yoshida et al.
	6,583,775 B		Sekiya et al.	7,224,332		5/2007	
	6,594,606 B			7,227,519 7,245,277			Kawase et al. Ishizuka
	6,618,030 B 6,639,244 B		Kane et al. Yamazaki et al.	7,243,277			Nathan et al.
	6,668,645 B		Gilmour et al.	7,262,753		8/2007	Tanghe et al.
	6,677,713 B			7,274,363		9/2007	Ishizuka et al.

US 9,324,268 B2 Page 3

(56)	Referen	ces Cited	2002/0167474		11/2002	
11.9	R PATENT	DOCUMENTS	2002/0180369 2002/0180721		12/2002 12/2002	Koyama Kimura et al.
0	J. 1711 LIVI	DOCOMENTS	2002/0181276		12/2002	Yamazaki
7,310,092 B2		Imamura	2002/0186214			Siwinski
7,315,295 B2		Kimura	2002/0190924 2002/0190971			Asano et al. Nakamura et al.
7,321,348 B2 7,339,560 B2		Cok et al.	2002/0195967			Kim et al.
7,355,574 B1		Leon et al.	2002/0195968	A1	12/2002	Sanford et al.
7,358,941 B2		Ono et al.	2003/0020413		1/2003	
7,368,868 B2		Sakamoto	2003/0030603 2003/0043088		2/2003	Shimoda Booth et al.
7,411,571 B2 7,414,600 B2		Hun Nathan et al.	2003/0057895			Kimura
7,423,617 B2		Giraldo et al.	2003/0058226			Bertram et al.
7,453,054 B2		Lee et al.	2003/0062524			Kimura
7,474,285 B2		Kimura	2003/0063081 2003/0071821		4/2003	Kimura et al. Sundahl et al.
7,502,000 B2 7,528,812 B2		Yuki et al. Tsuge et al.	2003/0076048			Rutherford
7,525,449 B2		Miyazawa	2003/0090447		5/2003	Kimura
7,554,512 B2	6/2009	Steer	2003/0090481			Kimura
7,569,849 B2		Nathan et al.	2003/0107560 2003/0111966			Yumoto et al. Mikami et al.
7,576,718 B2 7,580,012 B2		Miyazawa Kim et al.	2003/0122745			Miyazawa
7,589,707 B2			2003/0122813			Ishizuki et al.
7,609,239 B2			2003/0142088			LeChevalier
7,619,594 B2			2003/0151569 2003/0156101			Lee et al. Le Chevalier
7,619,597 B2		Nathan et al.	2003/0130101			Noguchi
7,633,470 B2 7,656,370 B2		Schneider et al.	2003/0179626		9/2003	
7,800,558 B2		Routley et al.	2003/0185438			Osawa et al.
7,847,764 B2		Cok et al.	2003/0197663 2003/0210256			Lee et al. Mori et al.
7,859,492 B2			2003/0210230			Gilmour et al.
7,868,859 B2 7,876,294 B2		Tomida et al. Sasaki et al.	2003/0230980			Forrest et al.
7,924,249 B2		Nathan et al.	2003/0231148			Lin et al.
7,932,883 B2		Klompenhouwer et al.	2004/0032382			Cok et al.
7,969,390 B2		Yoshida	2004/0066357 2004/0070557			Kawasaki Asano et al.
7,978,187 B2 7,994,712 B2		Nathan et al. Sung et al.	2004/0070565			Nayar et al.
8,026,876 B2		Nathan et al.	2004/0090186		5/2004	
8,049,420 B2		Tamura et al.	2004/0090400		5/2004	
8,077,123 B2		Naugler, Jr.	2004/0095297 2004/0100427		5/2004	Libsch et al. Miyazawa
8,115,707 B2 8,223,177 B2		Nathan et al. Nathan et al.	2004/0108518		6/2004	Jo
8,232,939 B2		Nathan et al.	2004/0135749		7/2004	Kondakov et al.
8,259,044 B2		Nathan et al.	2004/0140982		7/2004 7/2004	
8,264,431 B2		Bulovic et al. Nathan et al.	2004/0145547 2004/0150592		8/2004	Mizukoshi et al.
8,279,143 B2 8,339,386 B2		Leon et al.	2004/0150594		8/2004	Koyama et al.
2001/0002703 A1		Koyama	2004/0150595		8/2004	Kasai
2001/0009283 A1		Arao et al.	2004/0155841 2004/0174347		8/2004 9/2004	Kasai Sun et al.
2001/0024181 A1 2001/0024186 A1		Kubota Kane et al.	2004/0174347		9/2004	
2001/0024180 A1 2001/0026257 A1			2004/0178743			Miller et al.
2001/0030323 A1			2004/0183759			Stevenson et al.
2001/0035863 A1			2004/0196275 2004/0207615		10/2004 10/2004	
2001/0040541 A1 2001/0043173 A1		Yoneda et al. Troutman	2004/0207613		11/2004	
2001/0045929 A1			2004/0239596	A1	12/2004	Ono et al.
2001/0052606 A1	12/2001	Sempel et al.	2004/0252089			Ono et al.
2001/0052940 A1		Hagihara et al.	2004/0257313 2004/0257353			Kawashima et al. Imamura et al.
2002/0000576 A1 2002/0011796 A1	1/2002	Koyama	2004/0257355		12/2004	
2002/0011799 A1		Kimura	2004/0263437		12/2004	Hattori
2002/0012057 A1	1/2002	Kimura	2004/0263444		12/2004	
2002/0014851 A1		Tai et al.	2004/0263445 2004/0263541		12/2004 12/2004	Inukai et al. Takeuchi et al.
2002/0018034 A1 2002/0030190 A1		Ohki et al. Ohtani et al.	2005/0007355		1/2005	
2002/0030190 A1 2002/0047565 A1		Nara et al.	2005/0007357	A1		Yamashita et al.
2002/0052086 A1	5/2002	Maeda	2005/0017650			Fryer et al.
2002/0067134 A1		Kawashima	2005/0024081			Kuo et al. Kondo et al.
2002/0084463 A1 2002/0101172 A1		Sanford et al.	2005/0024393 2005/0030267		2/2005	
2002/0101172 A1 2002/0105279 A1		Kimura	2005/0057484			Diefenbaugh et al.
2002/0117722 A1		Osada et al.	2005/0057580			Yamano et al.
2002/0122308 A1			2005/0067970			Libsch et al.
2002/0158587 A1			2005/0067971		3/2005	
2002/0158666 A1 2002/0158823 A1		Azami et al. Zavracky et al.	2005/0068270 2005/0068275		3/2005 3/2005	Awakura Kane
2002/0130023 Al	10/2002	Zaviacky ci ai.	2003/0008273	2 3 1	5/2003	Edito

US 9,324,268 B2

Page 4

(56)	Referen	ices Cited		2007/0236517	A1	10/2007	Kimpe	
	DATEDATE	DOCED CENTER		2007/0241999		10/2007		
U.S.	PATENT	DOCUMENTS		2007/0273294			Nagayama	
2005/0072264 4.1	4/2005	X (-4		2007/0285359 A 2007/0290958 A		12/2007 12/2007		
2005/0073264 A1 2005/0083323 A1		Matsumoto Suzuki et al.		2007/0296672			Kim et al.	
2005/0088103 A1		Kageyama et al.		2008/0001525			Chao et al.	
2005/0110420 A1		Arnold et al.		2008/0001544			Murakami et al.	
2005/0110807 A1		Chang		2008/0036708			Shirasaki	
2005/0140598 A1		Kim et al.		2008/0042942	A1	2/2008	Takahashi	
2005/0140610 A1 2005/0145891 A1	6/2005 7/2005	Smith et al.		2008/0042948 A			Yamashita et al.	
2005/0156831 A1		Yamazaki et al.		2008/0048951 A			Naugler, Jr. et al.	
2005/0168416 A1		Hashimoto et al.		2008/0055209 A 2008/0074413 A		3/2008 3/2008		
2005/0179626 A1		Yuki et al.		2008/00/4413 2			Nathan et al.	
2005/0179628 A1		Kimura		2008/0088648			Nathan et al.	
2005/0185200 A1 2005/0200575 A1	8/2005	Kim et al.		2008/0111766			Uchino et al.	
2005/0206590 A1		Sasaki et al.		2008/0116787	A1	5/2008	Hsu et al.	
2005/0212787 A1		Noguchi et al.		2008/0117144	A1	5/2008	Nakano et al.	
2005/0219184 A1	10/2005	Zehner et al.		2008/0150847			Kim et al.	
2005/0248515 A1		Naugler et al.		2008/0158115 A			Cordes et al.	
2005/0269959 A1 2005/0269960 A1		Uchino et al. Ono et al.		2008/0198103 A 2008/0211749 A			Toyomura et al. Weitbruch et al.	
2005/0289600 A1 2005/0280615 A1		Cok et al.		2008/0211749 A 2008/0231558 A			Naugler	
2005/0280766 A1		Johnson et al.		2008/0231562		9/2008		
2005/0285822 A1	12/2005	Reddy et al.		2008/0231625			Minami et al.	
2005/0285825 A1		Eom et al.		2008/0252571		10/2008	Hente et al.	
2006/0001613 A1 2006/0007072 A1		Routley et al. Choi et al.		2008/0290805	A1		Yamada et al.	
2006/0007072 A1 2006/0007206 A1*		Reddy	G06F 3/03542	2008/0297055			Miyake et al.	
2000/000/200 /11		•	345/204	2009/0058772		3/2009		
2006/0007249 A1		Reddy et al.		2009/0121994 A 2009/0160743 A			Miyata Tomida et al.	
2006/0012310 A1		Chen et al.		2009/0174628			Wang et al.	
2006/0012311 A1 2006/0022305 A1		Ogawa Yamashita		2009/0184901		7/2009		
2006/0027807 A1		Nathan et al.		2009/0195483 A	A1	8/2009	Naugler, Jr. et al.	
2006/0030084 A1		Young		2009/0201281			Routley et al.	
2006/0038758 A1		Routley et al.		2009/0206764		8/2009		
2006/0038762 A1	2/2006	Chou Sato et al.		2009/0207160 A	Al*	8/2009	Shirasaki	G09G 3/3233 345/212
2006/0066533 A1 2006/0077135 A1		Cok et al.		2009/0213046	Δ1	8/2009	Nam	343/212
2006/0082523 A1		Guo et al.		2009/0213040 /		10/2009		
2006/0092185 A1		Jo et al.		2010/0004891			Ahlers et al.	
2006/0097628 A1		Suh et al.		2010/0026725	A1	2/2010	Smith	
2006/0097631 A1 2006/0103611 A1	5/2006 5/2006			2010/0039422 A		2/2010		
2006/0149493 A1		Sambandan et al.		2010/0039458			Nathan et al.	G00G 2/2222
2006/0170623 A1		Naugler, Jr. et al.		2010/0045646	A1*	2/2010	Kishi	345/211
2006/0176250 A1		Nathan et al.		2010/0045650	A1*	2/2010	Fish	
2006/0208961 A1 2006/0208971 A1		Nathan et al. Deane		2010/00/10000		2.2010	11021	345/211
2006/0214888 A1		Schneider et al.		2010/0060911	A1	3/2010	Marcu et al.	
2006/0232522 A1	10/2006	Roy et al.		2010/0079419			Shibusawa	
2006/0244697 A1		Lee et al.		2010/0134469 A	Al*	6/2010	Ogura	
2006/0261841 A1 2006/0273997 A1	11/2006	Fish Nathan et al.		2010/0134475	A 1 *	6/2010	Ogura et al	345/211
2006/02/3997 A1 2006/0284801 A1		Yoon et al.		2010/0165002		7/2010		343/213
2006/0284895 A1		Marcu et al.		2010/0194670		8/2010		
2006/0290618 A1	12/2006			2010/0207960	A1	8/2010	Kimpe et al.	
2007/0001937 A1	1/2007	Park et al.		2010/0251295			Amento et al.	
2007/0001939 A1 2007/0008251 A1		Hashimoto et al. Kohno et al.		2010/0277400 A		11/2010	0	
2007/0008251 A1		Park et al.		2010/0315319 A 2011/0063197 A			Cok et al.	
2007/0008297 A1	1/2007	Bassetti		2011/0003197			Chung et al. Nakamura et al.	
2007/0057873 A1		Uchino et al.		2011/0069089			Kopf et al.	
2007/0057874 A1 2007/0069998 A1		Le Roy et al. Naugler et al.		2011/0074750			Leon et al.	
2007/0003338 A1 2007/0075727 A1		Nakano et al.		2011/0074762	A1*	3/2011	Shirasaki	G09G 3/3225
2007/0076226 A1		Klompenhouwer	et al.	2011/01/01		c/20::	D 4	345/211
2007/0080905 A1	4/2007	Takahara		2011/0149166			Botzas et al.	
2007/0080906 A1		Tanabe		2011/0227964 A 2011/0273399 A		9/2011	Chaji et al.	
2007/0080908 A1 2007/0097038 A1		Nathan et al. Yamazaki et al.		2011/02/3399 1		12/2011		
2007/0097038 A1 2007/0097041 A1		Park et al.		2012/0056558			Toshiya et al.	
2007/0103419 A1	5/2007	Uchino et al.		2012/0062565			Fuchs et al.	
2007/0115221 A1		Buchhauser et al.		2012/0299978		11/2012		
2007/0182671 A1		Nathan et al.		2013/0027381			Nathan et al. Nathan et al.	
2007/0236440 A1	10/200/	Wacyk et al.		2013/0057595	A1	3/2013	raman et al.	

(56)		Referen	ces Cited		JP	2004-145197		5/2004	
U.S. PATENT DOCUMENTS		JP JP	2004-287345 2005-057217		10/2004 3/2005				
	0.3.1	ALLINI	DOCUMENTS		JР	4-158570		10/2008	
2013/011	2960 A1	5/2013	Chaji et al.		KR	2004-0100887		12/2004	
	5824 A1*		Chaji et al	345/212	TW	342486		10/1998	
2014/004	3316 A1*	2/2014	Chaji Ge	09G 3/3233	TW TW	473622 485337		1/2002 5/2002	
				345/212	TW	502233		9/2002	
					TW	538650		6/2003	
	FOREIG	N PATE	NT DOCUMENTS		TW	1221268		9/2004	
CA	2 249	502	7/1998		TW TW	1223092 200727247		11/2004 7/2007	
CA	2 368		9/1999		WO	WO 98/48403		10/1998	
CA	2 242		1/2000		WO	WO 99/48079		9/1999	
CA	2 354		6/2000		WO	WO 01/06484		1/2001	
CA CA	2 432 2 436		7/2002 8/2002		WO WO	WO 01/27910 WO 01/63587		4/2001 8/2001	
CA	2 438		8/2002		wo	WO 02/067327		8/2002	
CA	2 463		1/2004		WO	WO 03/001496	A1	1/2003	
CA	2 498		3/2004		WO	WO 03/034389		4/2003	
CA CA	2 522 2 443		11/2004 3/2005		WO WO	WO 03/058594 WO 03/063124	AI	7/2003 7/2003	
CA	2 472		12/2005		wo	WO 03/077231		9/2003	
CA	2 567	076	1/2006		WO	WO 2004/003877		1/2004	
CA	2 526		4/2006		WO WO	WO 2004/025615	A	3/2004	
CA CA	2 550 2 773		4/2008 10/2013		WO	WO 2004/034364 WO 2004/047058		4/2004 6/2004	
CN	1381		11/2002		WO	WO 2004/104975	$\mathbf{A}1$	12/2004	
CN	1448		10/2003		WO	WO 2005/022498		3/2005	
CN CN	1760 1886		4/2006 12/2006		WO WO	WO 2005/022500 WO 2005/029455	Α	3/2005 3/2005	
CN	102656		9/2012		WO	WO 2005/029456		3/2005	
EP	0 158		10/1985		WO	WO 2005/055185		6/2005	
EP	1 028		8/2000		WO	WO 2006/000101	A1	1/2006	
EP EP	1 111	565 A1	6/2001 9/2001		WO WO	WO 2006/053424 WO 2006/063448	Α	5/2006 6/2006	
EP	1 194		4/2002		WO	WO 2006/084360		8/2006	
EP		430 A1	8/2003		WO	WO 2007/003877	A	1/2007	
EP EP	1 372		1/2003		WO WO	WO 2007/079572 WO 2007/120849	4.2	7/2007 10/2007	
EP EP	1 381 1 418		1/2004 5/2004		WO	WO 2007/120849 WO 2009/055920	ΑZ	5/2009	
EP		312 A	6/2004		WO	WO 2010/023270		3/2010	
EP		341 A	8/2004		WO	WO 2011/041224		4/2011	
EP EP		143 A 448 A	10/2004 10/2004		WO WO	WO 2011/064761 WO 2011/067729	AI	6/2011 6/2011	
EP		203 A2	4/2005						10
EP	1 594		11/2005			OTHER	PUI	BLICATION	NS
EP EP		055 A2 338 A1	5/2007 11/2007		Alexan	der et al·"Pixel ci	renits	and drive so	chemes for glass and
EP		169 A1	1/2008			AMOLED displays"			•
EP	1 879		1/2008					,	ement Technology for
GB JP	2 389 1272		12/2003 10/1989						nostics of AMOLED
JР	4-042		2/1992			"; dated May 2010 (4			T1
JP	6-314	977	11/1994			n et al.: "AMOLED of Luminance Degra			Electronic Compen-
JP JP	8-340 09-090		12/1996 4/1997			_			Digital Calibration of
JP	10-254		9/1998						ed Jul. 2008 (5 pages).
JP	11-202		7/1999		Chaji e	et al.: "A fast settlin	g cur	rent driver b	ased on the CCII for
JP	11-219		8/1999			ED displays"; dated			*
JP JP	11 231 11-282		8/1999 10/1999						us Silicon AMOLED Shift Compensation";
JР	2000-056		2/2000			/ with Full v~1- at //ay 2007 (4 pages).	iu v~	O~L~E~D .	sint Compensation,
JP	2000-81		3/2000				drivin	g scheme for	r a-Si:H active-matrix
JP JP	2001-134 2001-195		5/2001 7/2001			light-emitting diode			
JР	2001-195		2/2002		3		-		ligital circuit for deep
JP	2002-91	376	3/2002			ron technologies"; d			
JP	2002-514		5/2002			t al.: "A novel a-Si:E ress stability of a-Si:			circuit based on short- ct. 2005 (3 pages).
JP JP	2002-278 2002-333		9/2002 11/2002						nd Pixel Circuit for
JP	2002-333		3/2003			ED Displays"; dated		~	
JP	2003-124		4/2003				_		gh Resolution Large-
JP	2003-177		6/2003			Si:H AMOLED disp			
JP JP	2003-271		9/2003			t al.: "A Stable Volta .ED Displays"; dated			ixel Circuit for a-Si:H
JP JP	2003-308 2003-317		10/2003 11/2003						ges). orogrammed pixel cir-
JP	2004-004		1/2004			AMOLED displays			

(56) References Cited

OTHER PUBLICATIONS

Chaji et al.: "An Enhanced and Simplified Optical Feedback Pixel Circuit for AMOLED Displays"; dated Oct. 2006.

Chaji et al.: "Compensation technique for DC and transient instability of thin film transistor circuits for large-area devices"; dated Aug. 2008

Chaji et al.: "Driving scheme for stable operation of 2-TFT a-Si AMOLED pixel"; dated Apr. 2005 (2 pages).

Chaji et al.: "Dynamic-effect compensating technique for stable a-Si:H AMOLED displays"; dated Aug. 2005 (4 pages).

Chaji et al.: "Electrical Compensation of OLED Luminance Degradation"; dated Dec. 2007 (3 pages).

Chaji et al.: "eUTDSP: a design study of a new VLIW-based DSP architecture"; dated My 2003 (4 pages).

Chaji et al.: "Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors"; dated Feb. 2009 (8 pages).

Chaji et al.: "High Speed Low Power Adder Design With A New Logic Style: Pseudo Dynamic Logic (SDL)"; dated Oct. 2001 (4 pages).

Chaji et al.: "High-precision, fast current source for large-area current-programmed a-Si flat panels"; dated Sep. 2006 (4 pages).

Chaji et al.: "Low-Cost AMOLED Television with IGNIS Compensating Technology"; dated May 2008 (4 pages).

Chaji et al.: "Low-Cost Stable a-Si:HAMOLED Display for Portable Applications"; dated Jun. 2006 (4 pages).

Chaji et al.: "Low-Power Low-Cost Voltage-Programmed a-Si:H AMOLED Display"; dated Jun. 2008 (5 pages).

Chaji et al.: "Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging"; dated Nov. 2008 (3 pages).

Chaji et al.: "Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays"; dated May 2007 (6 pages).

Chaji et al.: "Pseudo dynamic logic (SDL): a high-speed and low-power dynamic logic family"; dated 2002 (4 pages).

Chaji et al.: "Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors"; dated May 2006 (4 pages).

Chaji et al.: "Stable Pixel Circuit for Small-Area High- Resolution a-Si:H AMOLED Displays"; dated Oct. 2008 (6 pages).

Chaji et al.: "Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback"; dated Feb. 2010 (2 pages).

Chaji et al.: "Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays"; dated 2008 (177 pages).

European Search Report for Application No. EP 01 11 22313 dated Sep. 14, 2005 (4 pages).

European Search Report for Application No. EP 04 78 6661 dated Mar. 9, 2009.

European Search Report for Application No. EP 05 75 9141 dated Oct. 30, 2009 (2 pages).

European Search Report for Application No. EP 05 81 9617 dated Jan. 30, 2009.

European Search Report for Application No. EP 06 70 5133 dated Jul. 18, 2008.

European Search Report for Application No. EP 06 72 1798 dated Nov. 12, 2009 (2 pages).

European Search Report for Application No. EP 07 71 0608.6 dated Mar. 19, 2010 (7 pages).

European Search Report for Application No. EP 07 71 9579 dated May 20, 2009.

European Search Report for Application No. EP 07 81 5784 dated Jul. 20, 2010 (2 pages).

European Search Report for Application No. EP 10 16 6143, dated Sep. 3, 2010 (2 pages).

European Search Report for Application No. EP 10 83 4294.0-1903, dated Apr. 8, 2013, (9 pages).

European Search Report for Application No. EP 11 73 9485.8-1904 dated Aug. 6, 2013, (14 pages).

European Search Report for Application No. PCT/CA2006/000177 dated Jun. 2, 2006.

European Supplementary Search Report for Application No. EP 04 78 6662 dated Jan. 19, 2007 (2 pages).

Extended European Search Report for Application No. EP 09 73 3076.5, mailed Apr. 27, (13 pages).

Extended European Search Report for Application No. EP 11 16 8677.0, mailed Nov. 29, 2012, (13 page).

Extended European Search Report for Application No. EP 11 19 1641.7 mailed Jul. 11, 2012 (14 pages).

Fossum, Eric R.. "Active Pixel Sensors: Are CCD's Dinosaurs?" SPIE: Symposium on Electronic Imaging. Feb. 1, 1993 (13 pages).

Goh et al., "A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes", IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 583-585.

International Preliminary Report on Patentability for Application No. PCT/CA2005/001007 dated Oct. 16, 2006, 4 pages.

International Search Report for Application No. PCT/CA2004/001741 dated Feb. 21, 2005.

International Search Report for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (2 pages).

International Search Report for Application No. PCT/CA2005/001007 dated Oct. 18, 2005.

International Search Report for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (2 pages).

International Search Report for Application No. PCT/CA2007/000652 dated Jul. 25, 2007.

International Search Report for Application No. PCT/CA2009/000501, mailed Jul. 30, 2009 (4 pages).

International Search Report for Application No. PCT/CA2009/001769, dated Apr. 8, 2010 (3 pages).

International Search Report for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 3 pages.

International Search Report for Application No. PCT/IB2010/055486, Dated Apr. 19, 2011, 5 pages.

International Search Report for Application No. PCT/IB2010/ 055541 filed Dec. 1, 2010, dated May 26, 2011; 5 pages.

International Search Report for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (6 pages).

International Search Report for Application No. PCT/IB2011/

051103, dated Jul. 8, 2011, 3 pages. International Search Report for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).

International Search Report for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (3 pages).

International Search Report for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (4 pages)

International Search Report for Application No. PCT/JP02/09668, mailed Dec. 3, 2002, (4 pages).

International Written Opinion for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (5 pages).

International Written Opinion for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (4 pages).

International Written Opinion for Application No. PCT/CA2009/000501 mailed Jul. 30, 2009 (6 pages).

International Written Opinion for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 6 pages.

International Written Opinion for Application No. PCT/IB2010/

055486, Dated Apr. 19, 2011, 8 pages. International Written Opinion for Application No. PCT/IB2010/

055541, dated May 26, 2011; 6 pages.

International Written Opinion for Application No. PCT/IB2011/

050502, dated Jun. 27, 2011 (7 pages).

International Written Opinion for Application No. PCT/IB2011/

o51103, dated Jul. 8, 2011, 6 pages.

International Written Opinion for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).

International Written Opinion for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (6 pages).

International Written Opinion for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (5 pages).

(56) References Cited

OTHER PUBLICATIONS

Jafarabadiashtiani et al.: "A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback"; dated 2005 (4 pages).

Kanicki, J., et al. "Amorphous Silicon Thin-Film Transistors Based Active-Matrix Organic Light-Emitting Displays." Asia Display: International Display Workshops, Sep. 2001 (pp. 315-318).

Karim, K. S., et al. "Amorphous Silicon Active Pixel Sensor Readout Circuit for Digital Imaging." IEEE: Transactions on Electron Devices. vol. 50, No. 1, Jan. 2003 (pp. 200-208).

Lee et al.: "Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon"; dated 2006.

Lee, Wonbok: "Thermal Management in Microprocessor Chips and Dynamic Backlight Control in Liquid Crystal Displays", Ph.D. Dissertation, University of Southern California (124 pages).

Ma E Y et al.: "organic light emitting diode/thin film transistor integration for foldable displays" dated Sep. 15, 1997(4 pages). Matsueda y et al.: "35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver"; dated May 2004.

Mendes E., et al. "A High Resolution Switch-Current Memory Base Cell." IEEE: Circuits and Systems. vol. 2, Aug. 1999 (pp. 718-721). Nathan A. et al., "Thin Film imaging technology on glass and plastic" ICM 2000, proceedings of the 12 international conference on microelectronics, dated Oct. 31, 2001 (4 pages).

Nathan et al., "Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic", IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1477-1486. Nathan et al.: "Backplane Requirements for active Matrix Organic Light Emitting Diode Displays,"; dated 2006 (16 pages).

Nathan et al.: "Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation"; dated Sep. 2009 (1 page).

Nathan et al.: "Driving schemes for a-Si and LTPS AMOLED displays"; dated Dec. 2005 (11 pages).

Nathan et al.: "Invited Paper: a-Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)"; dated 2006 (4 pages).

Office Action in Japanese patent application No. JP2006-527247 dated Mar. 15, 2010. (8 pages).

Office Action in Japanese patent application No. JP2007-545796 dated Sep. 5, 2011. (8 pages).

Partial European Search Report for Application No. EP 11 168 677.0, mailed Sep. 22, 2011 (5 pages).

Partial European Search Report for Application No. EP 11 19 1641.7, mailed Mar. 20, 2012 (8 pages).

Philipp: "Charge transfer sensing" SENSOR REVIEW, vol. 19, No. 2, Dec. 31, 1999, 10 pages.

Rafati et al.: "Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles"; dated 2002 (4 pages).

Safavian et al.: "3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging"; dated Jun. 2006 (4 pages).

Safavian et al.: "A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging"; dated May 2007 (7 pages).

Safavian et al.: "A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging"; dated May 2008 (4 pages).

Safavian et al.: "Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy"; dated Aug. 2005 (4 pages).

Safavian et al.: "TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]"; dated Sep. 2005 (9 pages).

Safavian et al.: "Three-TFT image sensor for real-time digital X-ray imaging"; dated Feb. 2, 2006 (2 pages).

Search Report for Taiwan Invention Patent Application No. 093128894 dated May 1, 2012. (1 page).

Search Report for Taiwan Invention Patent Application No. 94144535 dated Nov. 1, 2012. (1 page).

Singh, et al., "Current Conveyor: Novel Universal Active Block", Samriddhi, S-JPSET vol. I, Issue 1, 2010, pp. 41-48.

Smith, Lindsay I., "A tutorial on Principal Components Analysis," dated Feb. 26, 2001 (27 pages).

Spindler et al., System Considerations for RGBW OLED Displays, Journal of the SID 14/1, 2006, pp. 37-48.

Stewart M. et al., "polysilicon TFT technology for active matrix oled displays" IEEE transactions on electron devices, vol. 48, No. 5, dated May 2001 (7 pages).

Vygranenko et al.: "Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition"; dated 2009.

Wang et al.: "Indium oxides by reactive ion beam assisted evaporation: From material study to device application"; dated Mar. 2009 (6 pages).

Yi He et al., "Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays", IEEE Electron Device Letters, vol. 21, No. 12, Dec. 2000, pp. 590-592.

Yu, Jennifer "Improve OLED Technology for Display", Ph.D. Dissertation, Massachusetts Institute of Technology, Sep. 2008 (151 pages).

International Search Report for Application No. PCT/IB2014/058244, Canadian Intellectual Property Office, dated Apr. 11, 2014; (6 pages).

International Search Report, Application No. PCT/IB2014/059697, date of mailing Oct. 15, 2014, 6 pages.

International Written Opinion, Application No. PCT/IB2014/059697, date of mailing Oct. 15, 2014, 6 pages.

* cited by examiner





FIG. 1






FIG. 2B





FIG. 2C







FIG. 4



AMOLED DISPLAYS WITH MULTIPLE READOUT CIRCUITS

CROSS REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application No. 61/787,397, filed Mar. 15, 2013 which is hereby incorporated by reference herein in its entirety.

FIELD OF THE INVENTION

The present disclosure generally relates to circuits for use in displays, particularly displays such as active matrix organic light emitting diode displays having multiple readout circuits for monitoring the values of selected parameters of the individual pixels in the displays.

BACKGROUND

Displays can be created from an array of light emitting devices each controlled by individual circuits (i.e., pixel circuits) having transistors for selectively controlling the circuits to be programmed with display information and to emit light according to the display information. Thin film transistors ("TFTs") fabricated on a substrate can be incorporated into such displays. TFTs tend to demonstrate non-uniform behavior across display panels and over time as the displays age. Compensation techniques can be applied to such displays to achieve image uniformity across the displays and to account for degradation in the displays as the displays age.

Some schemes for providing compensation to displays to account for variations across the display panel and over time utilize monitoring systems to measure time dependent parameters associated with the aging (i.e., degradation) of the pixel circuits. The measured information can then be used to inform subsequent programming of the pixel circuits so as to ensure that any measured degradation is accounted for by adjustments made to the programming. Such monitored pixel decircuits may require the use of additional transistors and/or lines to selectively couple the pixel circuits to the monitoring systems and provide for reading out information. The incorporation of additional transistors and/or lines may undesirably decrease pixel-pitch (i.e., "pixel density").

SUMMARY

In accordance with one embodiment, the OLED voltage of a selected pixel is extracted from the pixel produced when the pixel is programmed so that the pixel current is a function of the OLED voltage. One method for extracting the OLED voltage is to first program the pixel in a way that the current is not a function of OLED voltage, and then in a way that the current is a function of OLED voltage. During the latter stage, the programming voltage is changed so that the pixel current is the same as the pixel current when the pixel was programmed in a way that the current was not a function of OLED voltage. The difference in the two programming voltages is then used to extract the OLED voltage.

Another method for extracting the OLED voltage is to measure the difference between the current of the pixel when it is programmed with a fixed voltage in both methods (being affected by OLED voltage and not being affected by OLED voltage). This measured difference and the current-voltage 65 characteristics of the pixel are then used to extract the OLED voltage.

2

A further method for extracting the shift in the OLED voltage is to program the pixel for a given current at time zero (before usage) in a way that the pixel current is a function of OLED voltage, and save the programming voltage. To extract the OLED voltage shift after some usage time, the pixel is programmed for the given current as was done at time zero. To get the same current as time zero, the programming voltage needs to change. The difference in the two programming voltages is then used to extract the shift in the OLED voltage. Here one needs to remove the effect of TFT aging from the second programming voltage first; this is done by programming the pixel without OLED effect for a given current at time zero and after usage. The difference in the programming voltages in this case is the TFT aging, which is subtracted from the calculated difference in the aforementioned case.

In one implementation, the current effective voltage V_{OLED} of a light-emitting device in a selected pixel is determined by supplying a programming voltage to the drive transistor in the selected pixel to supply a first current to the light-emitting 20 device (the first current being independent of the effective voltage $V_{\it OLED}$ of the light-emitting device); measuring the first current; supplying a second programming voltage to the drive transistor in the selected pixel to supply a second current to the light-emitting device, the second current being a function of the current effective voltage V_{OLED} of the light-emitting device; measuring the second current and comparing the first and second current measurements; adjusting the second programming voltage to make the second current substantially the same as the first current; and extracting the value of the current effective voltage $V_{\it OLED}$ of the light-emitting device from the difference between the first and second programming voltages.

In another implementation, the current effective voltage V_{OLED} of a light-emitting device in a selected pixel is determined by supplying a first programming voltage to the drive transistor in the selected pixel to supply a first current to the light-emitting device in the selected pixel (the first current being independent of the effective voltage V_{OLED} of the light-emitting device), measuring the first current, supplying a second programming voltage to the drive transistor in the selected pixel to supply a second current to the light-emitting device in the selected pixel (the second current being a function of the current effective voltage V_{OLED} of the light-emitting device), measuring the second current, and extracting the value of the current effective voltage V_{OLED} of the light-emitting device from the difference between the first and second current measurements.

In a modified implementation, the current effective voltage $V_{\it OLED}$ of a light-emitting device in a selected pixel is determined by supplying a first programming voltage to the drive transistor in the selected pixel to supply a predetermined current to the light-emitting device at a first time (the first current being a function of the effective voltage $V_{\it OLED}$ of the light-emitting device), supplying a second programming voltage to the drive transistor in the selected pixel to supply the predetermined current to the light-emitting device at a second time following substantial usage of the display, and extracting the value of the current effective voltage $V_{\it OLED}$ of the light-emitting device from the difference between the first and second programming voltages.

In another modified implementation, the current effective voltage V_{OLED} of a light-emitting device in a selected pixel is determined by supplying a predetermined programming voltage to the drive transistor in the selected pixel to supply a first current to the light-emitting device (the first current being independent of the effective voltage V_{OLED} of the light-emitting device), measuring the first current, supplying the pre-

determined programming voltage to the drive transistor in the selected pixel to supply a second current to the light-emitting device (the second current being a function of the current effective voltage V_{OLED} of the light-emitting device), measuring the second current, and extracting the value of the current effective voltage V_{OLED} of the light-emitting device from the difference between the first and second currents and current-voltage characteristics of the selected pixel.

In a preferred implementation, a system is provided for controlling an array of pixels in a display in which each pixel includes a light-emitting device. Each pixel includes a pixel circuit that comprises the light-emitting device, which emits light when supplied with a voltage $V_{O\!LED}$; a drive transistor for driving current through the light-emitting device according to a driving voltage across the drive transistor during an emission cycle, the drive transistor having a gate, a source and a drain and characterized by a threshold voltage; and a storage capacitor coupled across the source and gate of the drive transistor for providing the driving voltage to the drive tran-20 sistor. A supply voltage source is coupled to the drive transistor for supplying current to the light-emitting device via the drive transistor, the current being controlled by the driving voltage. A monitor line is coupled to a read transistor that controls the coupling of the monitor line to a first node that is 25 common to the source side of the storage capacitor, the source of the drive transistor, and the light-emitting device. A data line is coupled to a switching transistor that controls the coupling of the data line to a second node that is common to the gate side of the storage capacitor and the gate of the drive 30 transistor. A controller coupled to the data and monitor lines and to the switching and read transistors is adapted to:

- (1) during a first cycle, turn on the switching and read transistors while delivering a voltage Vb to the monitor line and a voltage Vd1 to the data line, to supply the first node with a voltage that is independent of the voltage across the light-emitting device,
- (2) during a second cycle, turn on the read transistor and turn off the switching transistor while delivering a voltage Vref to the monitor line, and read a first sample of the drive current at the first node via the read transistor and the monitor line,
- (3) during a third cycle, turn off the read transistor and turn on the switching transistor while delivering a voltage Vd2 to the data line, so that the voltage at the second 45 node is a function of V_{OLED}, and
- (4) during a fourth cycle, turn on said read transistor and turn off said switching transistor while delivering a voltage Vref to said monitor line, and read a second sample the drive current at said first node via said read transistor and said monitor line. The first and second samples of the drive current are compared and, if they are different, the first through fourth cycles are repeated using an adjusted value of at least one of the voltages Vd1 and Vd2, until the first and second samples are substantially 55 the same.

The foregoing and additional aspects and embodiments of the present invention will be apparent to those of ordinary skill in the art in view of the detailed description of various embodiments and/or aspects, which is made with reference to 60 the drawings, a brief description of which is provided next.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other advantages of the invention will 65 become apparent upon reading the following detailed description and upon reference to the drawings.

4

FIG. 1 is a block diagram of an exemplary configuration of a system for driving an OLED display while monitoring the degradation of the individual pixels and providing compensation therefor.

FIG. 2A is a circuit diagram of an exemplary pixel circuit configuration.

FIG. 2B is a timing diagram of first exemplary operation cycles for the pixel shown in FIG. 2A.

FIG. 2C is a timing diagram of second exemplary operation cycles for the pixel shown in FIG. 2A.

FIG. 3 is a circuit diagram of another exemplary pixel circuit configuration.

FIG. **4** is a block diagram of a modified configuration of a system for driving an OLED display using a shared readout circuit, while monitoring the degradation of the individual pixels and providing compensation therefor.

FIG. 5 is an example of measurements taken by two different readout circuits from adjacent groups of pixels in the same row.

While the invention is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and will be described in detail herein. It should be understood, however, that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

DETAILED DESCRIPTION

FIG. 1 is a diagram of an exemplary display system 50. The display system 50 includes an address driver 8, a data driver 4, a controller 2, a memory 6, a supply voltage 14, and a display panel 20. The display panel 20 includes an array of pixels 10 arranged in rows and columns. Each of the pixels 10 is individually programmable to emit light with individually programmable luminance values. The controller 2 receives digital data indicative of information to be displayed on the display panel 20. The controller 2 sends signals 32 to the data driver 4 and scheduling signals 34 to the address driver 8 to drive the pixels 10 in the display panel 20 to display the information indicated. The plurality of pixels 10 associated with the display panel 20 thus comprise a display array ("display screen") adapted to dynamically display information according to the input digital data received by the controller 2. The display screen can display, for example, video information from a stream of video data received by the controller 2. The supply voltage 14 can provide a constant power voltage or can be an adjustable voltage supply that is controlled by signals from the controller 2. The display system 50 can also incorporate features from a current source or sink (not shown) to provide biasing currents to the pixels 10 in the display panel 20 to thereby decrease programming time for the pixels **10**.

For illustrative purposes, the display system 50 in FIG. 1 is illustrated with only four pixels 10 in the display panel 20. It is understood that the display system 50 can be implemented with a display screen that includes an array of similar pixels, such as the pixels 10, and that the display screen is not limited to a particular number of rows and columns of pixels. For example, the display system 50 can be implemented with a display screen with a number of rows and columns of pixels commonly available in displays for mobile devices, monitor-based devices, and/or projection-devices.

Each pixel 10 includes a driving circuit ("pixel circuit") that generally includes a driving transistor and a light emitting device. Hereinafter the pixel 10 may refer to the pixel circuit.

The light emitting device can optionally be an organic light emitting diode (OLED), but implementations of the present disclosure apply to pixel circuits having other electroluminescence devices, including current-driven light emitting devices. The driving transistor in the pixel 10 can optionally be an n-type or p-type amorphous silicon thin-film transistor, but implementations of the present disclosure are not limited to pixel circuits having a particular polarity of transistor or only to pixel circuits having thin-film transistors. The pixel circuit can also include a storage capacitor for storing programming information and allowing the pixel circuit to drive the light emitting device after being addressed. Thus, the display panel 20 can be an active matrix display array.

As illustrated in FIG. 1, the pixel 10 illustrated as the 15 top-left pixel in the display panel 20 is coupled to a select line 24i, a supply line 26i, a data line 22j, and a monitor line 28j. A read line may also be included for controlling connections to the monitor line. In one implementation, the supply voltage 14 can also provide a second supply line to the pixel 10. For 20 example, each pixel can be coupled to a first supply line 26 charged with Vdd and a second supply line 27 coupled with Vss, and the pixel circuits 10 can be situated between the first and second supply lines to facilitate driving current between the two supply lines during an emission phase of the pixel 25 circuit. The top-left pixel 10 in the display panel 20 can correspond to a pixel in the display panel in a "ith" row and "jth" column of the display panel 20. Similarly, the top-right pixel 10 in the display panel 20 represents a "jth" row and "mth" column; the bottom-left pixel 10 represents an "nth" row and "jth" column; and the bottom-right pixel 10 represents an "nth" row and "mth" column. Each of the pixels 10 is coupled to appropriate select lines (e.g., the select lines 24i and 24n), supply lines (e.g., the supply lines 26i and 26n), data lines (e.g., the data lines 22j and 22m), and monitor lines 35 (e.g., the monitor lines 28i and 28m). It is noted that aspects of the present disclosure apply to pixels having additional connections, such as connections to additional select lines, and to pixels having fewer connections, such as pixels lacking a connection to a monitoring line.

With reference to the top-left pixel 10 shown in the display panel 20, the select line 24i is provided by the address driver 8, and can be utilized to enable, for example, a programming operation of the pixel 10 by activating a switch or transistor to allow the data line 22j to program the pixel 10. The data line 45 22j conveys programming information from the data driver 4 to the pixel 10. For example, the data line 22i can be utilized to apply a programming voltage or a programming current to the pixel 10 in order to program the pixel 10 to emit a desired amount of luminance. The programming voltage (or pro- 50 gramming current) supplied by the data driver 4 via the data line 22*i* is a voltage (or current) appropriate to cause the pixel 10 to emit light with a desired amount of luminance according to the digital data received by the controller 2. The programming voltage (or programming current) can be applied to the 55 pixel 10 during a programming operation of the pixel 10 so as to charge a storage device within the pixel 10, such as a storage capacitor, thereby enabling the pixel 10 to emit light with the desired amount of luminance during an emission operation following the programming operation. For 60 example, the storage device in the pixel 10 can be charged during a programming operation to apply a voltage to one or more of a gate or a source terminal of the driving transistor during the emission operation, thereby causing the driving transistor to convey the driving current through the light emit- 65 ting device according to the voltage stored on the storage device.

6

Generally, in the pixel 10, the driving current that is conveyed through the light emitting device by the driving transistor during the emission operation of the pixel 10 is a current that is supplied by the first supply line 26i and is drained to a second supply line 27i. The first supply line 26i and the second supply line 27i are coupled to the supply voltage 14. The first supply line 26i can provide a positive supply voltage (e.g., the voltage commonly referred to in circuit design as "Vdd") and the second supply line 27i can provide a negative supply voltage (e.g., the voltage commonly referred to in circuit design as "Vss"). Implementations of the present disclosure can be realized where one or the other of the supply lines (e.g., the supply line 27i) is fixed at a ground voltage or at another reference voltage.

The display system 50 also includes a monitoring system 12. With reference again to the top left pixel 10 in the display panel 20, the monitor line 28j connects the pixel 10 to the monitoring system 12. The monitoring system 12 can be integrated with the data driver 4, or can be a separate standalone system. In particular, the monitoring system 12 can optionally be implemented by monitoring the current and/or voltage of the data line 22j during a monitoring operation of the pixel 10, and the monitor line 28*j* can be entirely omitted. Additionally, the display system 50 can be implemented without the monitoring system 12 or the monitor line 28j. The monitor line 28*j* allows the monitoring system 12 to measure a current or voltage associated with the pixel 10 and thereby extract information indicative of a degradation of the pixel 10. For example, the monitoring system 12 can extract, via the monitor line 28*j*, a current flowing through the driving transistor within the pixel 10 and thereby determine, based on the measured current and based on the voltages applied to the driving transistor during the measurement, a threshold voltage of the driving transistor or a shift thereof.

The monitoring system 12 can also extract an operating voltage of the light emitting device (e.g., a voltage drop across the light emitting device while the light emitting device is operating to emit light). The monitoring system 12 can then communicate signals 32 to the controller 2 and/or the memory 6 to allow the display system 50 to store the extracted degradation information in the memory 6. During subsequent programming and/or emission operations of the pixel 10, the degradation information is retrieved from the memory 6 by the controller 2 via memory signals 36, and the controller 2 then compensates for the extracted degradation information in subsequent programming and/or emission operations of the pixel 10. For example, once the degradation information is extracted, the programming information conveyed to the pixel 10 via the data line 22j can be appropriately adjusted during a subsequent programming operation of the pixel 10 such that the pixel 10 emits light with a desired amount of luminance that is independent of the degradation of the pixel 10. In an example, an increase in the threshold voltage of the driving transistor within the pixel 10 can be compensated for by appropriately increasing the programming voltage applied to the pixel 10.

FIG. 2A is a circuit diagram of an exemplary driving circuit for a pixel 110. The driving circuit shown in FIG. 2A is utilized to calibrate, program and drive the pixel 110 and includes a drive transistor 112 for conveying a driving current through an organic light emitting diode (OLED) 114. The OLED 114 emits light according to the current passing through the OLED 114, and can be replaced by any current-driven light emitting device. The OLED 114 has an inherent capacitance C_{OLED} . The pixel 110 can be utilized in the display panel 20 of the display system 50 described in connection with FIG. 1.

The driving circuit for the pixel 110 also includes a storage capacitor 116 and a switching transistor 118. The pixel 110 is coupled to a select line SEL, a voltage supply line Vdd, a data line Vdata, and a monitor line MON. The driving transistor 112 draws a current from the voltage supply line Vdd according to a gate-source voltage (Vgs) across the gate and source terminals of the drive transistor 112. For example, in a saturation mode of the drive transistor 112, the current passing through the drive transistor 112 can be given by $Ids=\beta$ (Vgs-Vt)², where β is a parameter that depends on device characteristics of the drive transistor 112, Ids is the current from the drain terminal to the source terminal of the drive transistor 112, and Vt is the threshold voltage of the drive transistor 112.

In the pixel 110, the storage capacitor 116 is coupled across the gate and source terminals of the drive transistor 112. The 15 storage capacitor 116 has a first terminal, which is referred to for convenience as a gate-side terminal, and a second terminal, which is referred to for convenience as a source-side terminal. The gate-side terminal of the storage capacitor 116 is electrically coupled to the gate terminal of the drive transistor 112. The source-side terminal 116s of the storage capacitor 116 is electrically coupled to the source terminal of the drive transistor 112. Thus, the gate-source voltage Vgs of the drive transistor 112 is also the voltage charged on the storage capacitor 116. As will be explained further below, the 25 storage capacitor 116 can thereby maintain a driving voltage across the drive transistor 112 during an emission phase of the pixel 110.

The drain terminal of the drive transistor 112 is connected to the voltage supply line Vdd, and the source terminal of the 30 drive transistor 112 is connected to (1) the anode terminal of the OLED 114 and (2) a monitor line MON via a read transistor 119. A cathode terminal of the OLED 114 can be connected to ground or can optionally be connected to a second voltage supply line, such as the supply line Vss shown 35 in FIG. 1. Thus, the OLED 114 is connected in series with the current path of the drive transistor 112. The OLED 114 emits light according to the magnitude of the current passing through the OLED 114, once a voltage drop across the anode and cathode terminals of the OLED achieves an operating 40 voltage (V_{OLED}) of the OLED 114. That is, when the difference between the voltage on the anode terminal and the voltage on the cathode terminal is greater than the operating voltage V_{OLED} , the OLED **114** turns on and emits light. When the anode-to-cathode voltage is less than V_{OLED} , current does 45 not pass through the OLED 114.

The switching transistor 118 is operated according to the select line SEL (e.g., when the voltage on the select line SEL is at a high level, the switching transistor 118 is turned on, and when the voltage SEL is at a low level, the switching transistor tor is turned off). When turned on, the switching transistor 118 electrically couples node A (the gate terminal of the driving transistor 112 and the gate-side terminal of the storage capacitor 116) to the data line Vdata.

The read transistor 119 is operated according to the read 55 line RD (e.g., when the voltage on the read line RD is at a high level, the read transistor 119 is turned on, and when the voltage RD is at a low level, the read transistor 119 is turned off). When turned on, the read transistor 119 electrically couples node B (the source terminal of the driving transistor 112, the source-side terminal of the storage capacitor 116, and the anode of the OLED 114) to the monitor line MON.

FIG. 2B is a timing diagram of exemplary operation cycles for the pixel 110 shown in FIG. 2A. During a first cycle 150, both the SEL line and the RD line are high, so the corresponding transistors 118 and 119 are turned on. The switching transistor 118 applies a voltage Vd1, which is at a level

8

sufficient to turn on the drive transistor 112, from the data line Vdata to node A. The read transistor 119 applies a monitor-line voltage Vb, which is at a level that turns the OLED 114 off, from the monitor line MON to node B. As a result, the gate-source voltage Vgs is independent of V_{OLED} (Vd1–Vb–Vds3, where Vds3 is the voltage drop across the read transistor 119). The SEL and RD lines go low at the end of the cycle 150, turning off the transistors 118 and 119.

During the second cycle **154**, the SEL line is low to turn off the switching transistor **118**, and the drive transistor **112** is turned on by the charge on the capacitor **116** at node A. The voltage on the read line RD goes high to turn on the read transistor **119** and thereby permit a first sample of the drive transistor current to be taken via the monitor line MON, while the OLED **114** is off. The voltage on the monitor line MON is Vref, which may be at the same level as the voltage Vb in the previous cycle.

During the third cycle **158**, the voltage on the select line SEL is high to turn on the switching transistor **118**, and the voltage on the read line RD is low to turn off the read transistor **119**. Thus, the gate of the drive transistor **112** is charged to the voltage Vd2 of the data line Vdata, and the source of the drive transistor **112** is set to V_{OLED} by the OLED **114**. Consequently, the gate-source voltage Vgs of the drive transistor **112** is a function of V_{OLED} (Vgs=Vd2- V_{OLED}).

During the fourth cycle 162, the voltage on the select line SEL is low to turn off the switching transistor, and the drive transistor 112 is turned on by the charge on the capacitor 116 at node A. The voltage on the read line RD is high to turn on the read transistor 119, and a second sample of the current of the drive transistor 112 is taken via the monitor line MON.

If the first and second samples of the drive current are not the same, the voltage Vd2 on the Vdata line is adjusted, the programming voltage Vd2 is changed, and the sampling and adjustment operations are repeated until the second sample of the drive current is the same as the first sample. When the two samples of the drive current are the same, the two gate-source voltages should also be the same, which means that:

$$V_{OLED} = Vd2 - Vgs$$

$$= Vd2 - (Vd1 - Vb - Vds3)$$

$$= Vd2 - Vd1 + Vb + Vds3.$$

After some operation time (t), the change in V_{OLED} between time 0 and time t is $\Delta V_{OLED} = V_{OLED}(t) - V_{OLED}(0) = Vd2(t) - Vd2(0)$. Thus, the difference between the two programming voltages Vd2(t) and Vd2(0) can be used to extract the OLED voltage.

FIG. 2C is a modified schematic timing diagram of another set of exemplary operation cycles for the pixel 110 shown in FIG. 2A, for taking only a single reading of the drive current and comparing that value with a known reference value. For example, the reference value can be the desired value of the drive current derived by the controller to compensate for degradation of the drive transistor 112 as it ages. The OLED voltage V_{OLED} can be extracted by measuring the difference between the pixel currents when the pixel is programmed with fixed voltages in both methods (being affected by V_{OLED} and not being affected by V_{OLED}). This difference and the current-voltage characteristics of the pixel can then be used to extract V_{OLED} .

During the first cycle 200 of the exemplary timing diagram in FIG. 2C, the select line SEL is high to turn on the switching transistor 118, and the read line RD is low to turn off the read

transistor 118. The data line Vdata supplies a voltage Vd2 to node A via the switching transistor 118. During the second cycle 201, SEL is low to turn off the switching transistor 118, and RD is high to turn on the read transistor 119. The monitor line MON supplies a voltage Vref to the node B via the read 5 transistor 118, while a reading of the value of the drive current is taken via the read transistor 119 and the monitor line MON. This read value is compared with the known reference value of the drive current and, if the read value and the reference value of the drive current are different, the cycles 200 and 201 are repeated using an adjusted value of the voltage Vd2. This process is repeated until the read value and the reference value of the drive current are substantially the same, and then the adjusted value of Vd2 can be used to determine V_{OLED} .

FIG. 3 is a circuit diagram of two of the pixels 110a and 110b like those shown in FIG. 2A but modified to share a common monitor line MON, while still permitting independent measurement of the driving current and OLED voltage separately for each pixel. The two pixels 110a and 110b are in 20 the same row but in different columns, and the two columns share the same monitor line MON. Only the pixel selected for measurement is programmed with valid voltages, while the other pixel is programmed to turn off the drive transistor 12 during the measurement cycle. Thus, the drive transistor of 25 one pixel will have no effect on the current measurement in the other pixel.

FIG. 4 illustrates a drive system that utilizes a readout circuit (ROC) 300 that is shared by multiple columns of pixels while still permitting the measurement of the driving current 30 and OLED voltage independently for each of the individual pixels 10. Although only four columns are illustrated in FIG. 4, it will be understood that a typical display contains a much larger number of columns. Multiple readout circuits can be utilized, with each readout circuit sharing multiple columns, 35 so that the number of readout circuits is significantly less than the number of columns. Only the pixel selected for measurement at any given time is programmed with valid voltages, while all the other pixels sharing the same gate signals are programmed with voltages that cause the respective drive 40 transistors to be off. Consequently, the drive transistors of the other pixels will have no effect on the current measurement being taken of the selected pixel. Also, when the driving current in the selected pixel is used to measure the OLED voltage, the measurement of the OLED voltage is also inde- 45 pendent of the drive transistors of the other pixels.

When multiple readout circuits are used, multiple levels of calibration can be used to make the readout circuits identical. However, there are often remaining non-uniformities among the readout circuits that measure multiple columns, and these 50 non-uniformities can cause steps in the measured data across any given row. One example of such a step is illustrated in FIG. 5 where the measurements 1a-1j for columns 1-10 are taken by a first readout circuit, and the measurements 2a-2j for columns 11-20 are taken by a second readout circuit. It can 55 a display in which each pixel includes a light-emitting device, be seen that there is a significant step between the measurements 1j and 2a for the adjacent columns 10 and 11, which are taken by different readout circuits. To adjust this non-uniformity between the last of a first group of measurements made in a selected row by the first readout circuit, and the first of an 60 adjacent second group of measurements made in the same row by the second readout circuit, an edge adjustment can be made by processing the measurements in a controller coupled to the readout circuits and programmed to:

(1) determine a curve fit for the values of the parameter(s) 65 measured by the first readout circuit (e.g., values 1a-1j in FIG. 5),

10

- (2) determine a first value 2a' of the parameter(s) of the first pixel in the second group from the curve fit for the values measured by the first readout circuit,
- (3) determine a second value 2a of the parameter(s) measured for the first pixel in the second group from the values measured by the second readout circuit,
- (4) determine the difference (2a'-2a), or "delta value," between the first and second values for the first pixel in the second group, and
- (5) adjust the values of the remaining parameter(s) 2b-2j measured for the second group of pixels by the second readout circuit, based on the difference between the first and second values for the first pixel in the second group. This process is repeated for each pair of adjacent pixel groups 15 measured by different readout circuits in the same row.

The above adjustment technique can be executed on each row independently, or an average row may be created based on a selected number of rows. Then the delta values are calculated based on the average row, and all the rows are adjusted based on the delta values for the average row.

Another technique is to design the panel in a way that the boundary columns between two readout circuits can be measured with both readout circuits. Then the pixel values in each readout circuit can be adjusted based on the difference between the values measured for the boundary columns, by the two readout circuits.

If the variations are not too great, a general curve fitting (or low pass filter) can be used to smooth the rows and then the pixels can be adjusted based on the difference between real rows and the created curve. This process can be executed for all rows based on an average row, or for each row independently as described above.

The readout circuits can be corrected externally by using a single reference source (or calibrated sources) to adjust each ROC before the measurement. The reference source can be an outside current source or one or more pixels calibrated externally. Another option is to measure a few sample pixels coupled to each readout circuit with a single measurement readout circuit, and then adjust all the readout circuits based on the difference between the original measurement and the measured values made by the single measurement readout

While particular embodiments and applications of the present invention have been illustrated and described, it is to be understood that the invention is not limited to the precise construction and compositions disclosed herein and that various modifications, changes, and variations can be apparent from the foregoing descriptions without departing from the spirit and scope of the invention as defined in the appended claims.

What is claimed is:

- 1. A system for determining the current effective value of at least one parameter of selected pixels in an array of pixels in said pixels being arranged in multiple rows and columns, said system comprising
 - multiple readout circuits each of which is shared by multiple columns of pixels while still permitting the measurement of said at least one parameter independently for each of the individual pixels, and
 - a controller coupled to said readout circuits and adapted to measure the values of said at least one parameter of a first group of said selected pixels in a selected row with a first of said readout circuits.
 - determine a curve fit for the values of said at least one parameter measured by said first readout circuit,

- measure the values of said at least one parameter of a second group of said selected pixels in said selected row, adjacent said first group of said selected pixels in said selected row, with a second of said readout circuits
- determine a first value of said at least one parameter of the first pixel in said second group from said values measured with said second readout circuit,
- determine a second value of said at least one parameter of the first pixel in said second group from said curve fit.
- determine the difference between said first and second values of said at least one parameter of the first pixel in said second group, and
- adjust the values of said at least one parameter measured for said second group of said selected pixels with said second readout circuit, based on said difference between said first and second values of said at least one parameter of the first pixel in said second group. 20
- 2. The system of claim 1 in which said light-emitting devices are OLEDs and each pixel includes a drive transistor having a threshold voltage, and said at least one parameter includes at least one of the OLED voltage, and said threshold voltage of said drive transistor.
- 3. The system of claim 1 in which said difference is determined for multiple pairs of adjacent groups of pixels in said selected row of pixels.
- **4**. The system of claim **3** in which said difference is determined for multiple pairs of adjacent groups of pixels in multiple rows of pixels, and said controller is adapted to average said differences for said selected rows, and adjust the measurements made for additional rows of pixels on the basis of said average.
- **5**. A system for controlling an array of pixels in a display in which each pixel includes a light-emitting device, the system comprising
 - a pixel circuit in each of said pixels, said circuit including said light-emitting device, which emits light when supplied with a voltage $V_{\it OLED}$,
 - a drive transistor for driving current through the lightemitting device according to a driving voltage across the drive transistor during an emission cycle, said drive transistor having a gate, a source and a drain and 45 characterized by a threshold voltage,
 - a storage capacitor coupled across the source and gate of said drive transistor for providing said driving voltage to said drive transistor,
 - a supply voltage source coupled to said drive transistor 50 for supplying current to said light-emitting device via said drive transistor, said current being controlled by said driving voltage,
 - a monitor line coupled to a read transistor that controls the coupling of said monitor line to a first node that is 55 common to the source side of said storage capacitor, the source of said drive transistor, and said lightemitting device,
 - a data line coupled to a switching transistor that controls the coupling of said data line to a second node that is 60 common to the gate side of said storage capacitor and the gate of said drive transistor, and
 - a controller coupled to said data and monitor lines and to said switching and read transistors, and adapted to
 - during a first cycle, turn on said switching and read 65 transistors while delivering a voltage Vb to said monitor line and a voltage Vd1 to said data line, to

12

- supply said first node with a voltage that is independent of the voltage across said light-emitting device.
- during a second cycle, turn on said read transistor and turn off said switching transistor while delivering a voltage Vref to said monitor line, and read a first sample of the drive current at said first node via said read transistor and said monitor line,
- during a third cycle, turn off said read transistor and turn on said switching transistor while delivering a voltage Vd2 to said data line, so that the voltage at said second node is a function of V_{OLED} ,
- during a fourth cycle, turn on said read transistor and turn off said switching transistor while delivering a voltage Vref to said monitor line, and read a second sample of the drive current at said first node via said read transistor and said monitor line, and
- compare said first and second samples and, if said first and second samples are different, repeating said first through fourth cycles using an adjusted value of at least one of said voltages Vd1 and Vd2, until said first and second samples are substantially the same.
- 6. The system of claim 5 in which said pixels are arranged in rows and columns, and said pixel circuits in a plurality of columns share a common monitor line.
 - 7. The system of claim 6 in which, during said second and fourth cycles, said controller is adapted to turn off all the drive transistor in all of said pixel circuits sharing a common monitor line, except the pixel circuit in which said drive current is being read.
- 8. The system of claim 5 in which said controller is adapted to determine the current value of V_{OLED} when it has been determined that said first and second samples are substantially the same.
 - 9. A system for controlling an array of pixels in a display in which each pixel includes a light-emitting device, the system comprising
 - a pixel circuit in each of said pixels, said circuit including said light-emitting device, which emits light when supplied with a voltage V_{OLED} ,
 - a drive transistor for driving current through the lightemitting device according to a driving voltage across the drive transistor during an emission cycle, said drive transistor having a gate, a source and a drain and characterized by a threshold voltage,
 - a storage capacitor coupled across the source and gate of said drive transistor for providing said driving voltage to said drive transistor,
 - a supply voltage source coupled to said drive transistor for supplying current to said light-emitting device via said drive transistor, said current being controlled by said driving voltage,
 - a monitor line coupled to a read transistor that controls the coupling of said monitor line to a first node that is common to the source side of said storage capacitor, the source of said drive transistor, and said lightemitting device,
 - a data line coupled to a switching transistor that controls the coupling of said data line to a second node that is common to the gate side of said storage capacitor and the gate of said drive transistor, and
 - a controller coupled to said data and monitor lines and to said switching and read transistors, and adapted to
 - during a first cycle, turn on said switching and read transistors while delivering a voltage Vb to said monitor line and a voltage Vd1 to said data line, to

supply said first node with a voltage that is independent of the voltage across said light-emitting device

during a second cycle, turn on said read transistor and turn off said switching transistor while delivering a 5 voltage Vref to said monitor line, and read the value of the drive current at said first node via said read transistor and said monitor line, and

compare said read value of said drive current with a reference value of said drive current and, if said 10 read value and said reference value are different, repeating said first and second cycles using an adjusted value of said voltage Vd1, until said read value and said reference value are substantially the same.

10. A method of controlling an array of pixels in a display in which each pixel includes a pixel circuit having a lightemitting device, which emits light when supplied with a voltage V_{OLED}; a drive transistor for driving current through the light-emitting device according to a driving voltage across the 20 drive transistor during an emission cycle, said drive transistor having a gate, a source and a drain and characterized by a threshold voltage; a storage capacitor coupled across the source and gate of said drive transistor for providing said driving voltage to said drive transistor; a supply voltage 25 source coupled to said drive transistor for supplying current to said light-emitting device via said drive transistor, said current being controlled by said driving voltage; a monitor line coupled to a read transistor that controls the coupling of said monitor line to a first node that is common to the source side 30 of said storage capacitor, the source of said drive transistor, and said light-emitting device; and a data line coupled to a switching transistor that controls the coupling of said data line to a second node that is common to the gate side of said storage capacitor and the gate of said drive transistor, and the 35 method comprising

during a first cycle, turning on said switching and read transistors while delivering a voltage Vb to said monitor line and a voltage Vd1 to said data line, to supply said first node with a voltage that is independent of the voltage across said light-emitting device,

during a second cycle, turning on said read transistor and turning off said switching transistor while delivering a voltage Vref to said monitor line, and reading a first sample of the drive current at said first node via said read 45 transistor and said monitor line,

during a third cycle, turning off said read transistor and turning on said switching transistor while delivering a voltage Vd2 to said data line, so that the voltage at said second node is a function of V_{OLED} ,

during a fourth cycle, turning on said read transistor and turning off said switching transistor while delivering a voltage Vref to said monitor line, and reading a second sample of the drive current at said first node via said read transistor and said monitor line, and 14

comparing said first and second samples and, if said first and second samples are different, repeating said first through fourth cycles using an adjusted value of at least one of said voltages Vd1 and Vd2, until said first and second samples are substantially the same.

11. The method of claim 10 in which said pixels are arranged in rows and columns, and said pixel circuits in a plurality of columns share a common monitor line.

12. The method of claim 11 which includes, during said second and fourth cycles, turning off all the drive transistor in all of said pixel circuits sharing a common monitor line, except the pixel circuit in which said drive current is being read.

13. The method of claim 11 which includes determining the current value of V_{OLED} when it has been determined that said first and second samples are substantially the same.

14. A system for controlling an array of pixels in a display in which each pixel includes a pixel circuit having a lightemitting device that emits light when supplied with a voltage V_{OLED} ; a drive transistor for driving current through the lightemitting device according to a driving voltage across the drive transistor during an emission cycle, said drive transistor having a gate, a source and a drain and characterized by a threshold voltage; a storage capacitor coupled across the source and gate of said drive transistor for providing said driving voltage to said drive transistor; a supply voltage source coupled to said drive transistor for supplying current to said light-emitting device via said drive transistor, said current being controlled by said driving voltage; a monitor line coupled to a read transistor that controls the coupling of said monitor line to a first node that is common to the source side of said storage capacitor, the source of said drive transistor, and said lightemitting device; a data line coupled to a switching transistor that controls the coupling of said data line to a second node that is common to the gate side of said storage capacitor and the gate of said drive transistor, the method comprising

during a first cycle, turning on said switching and read transistors while delivering a voltage Vb to said monitor line and a voltage Vd1 to said data line, to supply said first node with a voltage that is independent of the voltage across said light-emitting device,

during a second cycle, turning on said read transistor and turning off said switching transistor while delivering a voltage Vref to said monitor line, and reading the value of the drive current at said first node via said read transistor and said monitor line, and

comparing said read value of said drive current with a reference value of said drive current and, if said read value and said reference value are different, repeating said first and second cycles using an adjusted value of said voltage Vd1, until said read value and said reference value are substantially the same.

* * * * *